

General Description

The MAX1479 crystal-referenced phase-locked-loop (PLL) VHF/UHF transmitter is designed to transmit ASK, OOK, and FSK data in the 300MHz to 450MHz frequency range. The MAX1479 supports data rates up to 100kbps in ASK mode and 20kbps in FSK mode (both Manchester coded). The device provides an adjustable output power of more than +10dBm into a 50Ω load. The crystal-based architecture of the MAX1479 eliminates many of the common problems of SAW-based transmitters by providing greater modulation depth, faster frequency settling, higher tolerance of the transmit frequency, and reduced temperature dependence. These improvements enable better overall receiver performance when using the MAX1479 together with a superheterodyne receiver such as the MAX1470. MAX1471, MAX1473, or MAX7033.

The MAX1479 is available in a 16-pin thin QFN package (3mm x 3mm) and is specified for the automotive temperature range from -40°C to +125°C.

Applications

Remote Keyless Entry Tire Pressure Monitoring Security Systems Radio-Controlled Toys Wireless Game Consoles Wireless Computer Peripherals Wireless Sensors RF Remote Controls Garage Door Openers

Features

- ♦ ETSI-Compliant EN300 220
- ♦ +2.1V to +3.6V Single-Supply Operation
- ♦ Supports ASK, OOK, and FSK Modulations
- ♦ Adjustable FSK Shift
- ♦ +10dBm Output Power into 50Ω Load
- ♦ Low Supply Current (6.7mA in ASK Mode, and 10.5mA in FSK Mode)
- ♦ Uses Small Low-Cost Crystal
- ♦ Small 16-Pin Thin QFN Package
- ♦ Fast-On Oscillator—200µs Startup Time
- **♦ Programmable Clock Output**

Ordering Information

PART	TEMP RANGE	PIN-PACKAGE
MAX1479ATE	-40°C to +125°C	16 Thin QFN-EP*


^{*}EP = Exposed paddle.

Typical Application Circuit appears at end of data sheet.

Functional Diagram

16 14 13 DEVIATION 12 DEV1 VDD DRIVER LOOP FILTER PD/CP 11 DEVO ASk DIVIDE VCO BY 32 10 CLK1 DIN MAXIM *** FNARI F CLKO DIVIDER 9 8

Pin Configuration



NIXIN

Maxim Integrated Products 1

ABSOLUTE MAXIMUM RATINGS

V _{DD} to GND0.3V to +4V	Operating Temperature Range40°C to +125°C
All Other Pins to GND0.3V to (V _{DD} + 0.3V)	Junction Temperature+150°C
Continuous Power Dissipation (T _A = +70°C)	Storage Temperature Range60°C to +150°C
16-Pin Thin QFN (derate 14.7mW/°C above +70°C)1176.5mW	Lead Temperature (soldering, 10s)+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DC ELECTRICAL CHARACTERISTICS

(Typical Application Circuit, all RF inputs and outputs are referenced to 50Ω , $V_{DD} = +2.1V$ to +3.6V, $V_{ENABLE} = V_{DD}$, $T_A = -40^{\circ}C$ to $+125^{\circ}C$, unless otherwise noted. Typical values are at $V_{DD} = +2.7V$, $T_A = +25^{\circ}C$, unless otherwise noted.) (Note 1)

PARAMETER	SYMBOL	CO	NDITIONS	MIN	TYP	MAX	UNITS	
Supply Voltage	V _{DD}			2.1		3.6	V	
		PA off, V _{DIN} at 0% duty cycle	f _{RF} = 315MHz		2.9	4.3		
Supply Current		(ASK or FSK) (Note 2)	f _{RF} = 433MHz		3.3	4.8		
	I _{DD}	V _{DIN} at 50% duty	f _{RF} = 315MHz		6.7	10.7	mA	
		cycle (ASK) (Notes 3, 4)	f _{RF} = 433MHz		7.3	11.4		
		V _{DIN} at 100%	f _{RF} = 315MHz (Note 2)		10.5	17.1		
		duty cycle (FSK)	f _{RF} = 433MHz (Note 4)		11.4	18.1]	
		VENABLE < VIL	$T_A = +25^{\circ}C$		0.2		nA	
Standby Current	ISTDBY		T _A < +85°C (Note 4)		120	300		
			T _A < +125°C (Note 2)		700	1600		
DIGITAL INPUTS AND OUTPU	UTS						_	
Data Input High	V _{IH}	(Note 2)		V _{DD} - 0.25			V	
Data Input Low	VIL	(Note 2)			0.25	V		
Maximum Input Current	IIN			20		μΑ		
Output Voltage High	VoH	CLKOUT, load = 1	V _{DD} - 0.25	_	_	V		
Output Voltage Low	V _{OL}	CLKOUT, load = 1	0kΩ 10pF (Note 4)			0.25	V	

AC ELECTRICAL CHARACTERISTICS


(Typical Application Circuit, all RF inputs and outputs are referenced to 50Ω , $V_{DD} = +2.1V$ to +3.6V, $V_{ENABLE} = V_{DD}$, $T_{A} = -40^{\circ}C$ to $+125^{\circ}C$, unless otherwise noted. Typical values are at $V_{DD} = +2.7V$, $T_{A} = +25^{\circ}C$, unless otherwise noted.) (Note 1)


	MHz
Turn-On Time (Note 5) toN Settle to within 5kHz 350 Maximum Data Rate (Note 4) ASK mode (Manchester coded) 100 Maximum FSK Frequency Deviation DEV[2:0] = 111 $_{\text{CNOTE}}$ [RF = 315MHz] 55 $_{\text{CNOTE}}$ [Note 6) Output Power (Note 2) POUT TA = +25°C, VDD = +2.7V 6.8 10 12.0 TA = +125°C, VDD = +2.1V 2.7 5.3 $_{\text{CNOTE}}$ [Ta = -40°C, VDD = +3.6V 12.2 16.1 Transmit Efficiency with CW Tone fRF = 315MHz 35	
Maximum Data Rate (Note 4) FSK mode (Manchester coded) DEV[2:0] = 111 fRF = 315MHz 55 (Note 6) fRF = 433MHz 80 Output Power (Note 2) TA = +25°C, VDD = +2.7V 6.8 10 12.0 TA = +125°C, VDD = +2.1V 2.7 5.3 TA = -40°C, VDD = +3.6V 12.2 16.1 Transmit Efficiency with CW Tone fRF = 315MHz 35	μs
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	libna
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	kbps
Output Power (Note 2) $ POUT = $	kHz
Output Power (Note 2) Pout $T_A = +125^{\circ}\text{C}$, $V_{DD} = +2.1\text{V}$ 2.7 5.3 $T_A = -40^{\circ}\text{C}$, $V_{DD} = +3.6\text{V}$ 12.2 16.1 Transmit Efficiency with CW Tone fRF = 315MHz 35	KHZ
$T_{A} = -40^{\circ}\text{C}, V_{DD} = +3.6\text{V} \qquad \qquad 12.2 \qquad 16.1$ $Transmit Efficiency with CW Tone \qquad \qquad f_{RF} = 315\text{MHz} \qquad \qquad 35$	
Transmit Efficiency with CW Tone f _{RF} = 315MHz 35	dBm
	%
(Note 7) f _{RF} = 433MHz 34	%
Transmit Efficiency at 50% Duty f _{RF} = 315MHz 27	0/
Cycle $f_{RF} = 433MHz$ 25	%
PHASE-LOCKED-LOOP PERFORMANCE	
VCO Gain K _{VCO} 280	MHz/V
$f_{}$ 21EMUZ $f_{OFFSET} = 100kHz$ -75	
Phase Noise	dBc/Hz
foffset = 100kHz -74	
$f_{RF} = 433MHz$ $f_{OFFSET} = 1MHz$ -98	
Maximum Carrier Harmonics fRF = 315MHz -50	dBc
f _{RF} = 433MHz -45	UDC
Reference Spur -40	dBc
Loop Bandwidth BW 300	kHz
Crystal Frequency Range f _{XTAL} f _{RF} /32	MHz
Crystal Tolerance 50	ppm
Crystal Load Capacitance C _{LOAD} (Note 8) 4.5	15 15
Clock Output Frequency Determined by CLK0 and CLK1; see Table 1 FXTAL / N	pF


- Note 1: Supply current, output power, and efficiency are greatly dependent on board layout and PAOUT match.
- Note 2: 100% tested at $T_A = +125$ °C. Guaranteed by design and characterization over temperature.
- Note 3: 50% duty cycle at 10kHz ASK data (Manchester coded).
- **Note 4:** Guaranteed by design and characterization, not production tested.
- Note 5: VENABLE = VIL to VENABLE = VIH. fOFFSET is defined as the frequency deviation from the desired carrier frequency.
- Note 6: Dependent on crystal and PC board trace capacitance.
- Note 7: VENABLE > VIH, VDATA > VIH, Efficiency = POUT / (VDD x IDD).
- Note 8: Dependent on PC board trace capacitance.


Typical Operating Characteristics


(Typical Application Circuit, V_{DD} = +2.7V, T_A = +25°C, unless otherwise noted.)
























Typical Operating Characteristics (continued)


(*Typical Application Circuit*, V_{DD} = +2.7V, T_A = +25°C, unless otherwise noted.)

















Pin Description

PIN	NAME	DESCRIPTION
1	V_{DD}	Supply Voltage. Bypass to GND with a 10nF and 220pF capacitor as close to the pin as possible.
2	MODE	Mode Select. A logic low on MODE enables the device in ASK mode. A logic high on MODE enables the device in FSK mode.
3	DIN	Data Input. Power amplifier is on when DIN is high in ASK mode. Frequency is high when DIN is high in FSK mode.
4	ENABLE	Standby/Power-Up Input. A logic low on ENABLE sets the device in standby mode.
5	CLKOUT	Buffered Clock Output. Programmable through CLK0 and CLK1. See Table 1.
6	V _{DD} _PA	Power-Amplifier Supply Voltage. Bypass to GND with a 10nF and 220pF capacitor as close to the pin as possible.
7	ROUT	Envelope-Shaping Output. ROUT controls the power-amplifier envelope rise and fall. Bypass to GND with a 680pF and 220pF capacitor as close to the pin as possible.
8	PAOUT	Power-Amplifier Output. Requires a pullup inductor to the supply voltage, which can be part of the output-matching network to an antenna.
9	CLK0	1st Clock Divider Setting. See Table 1.
10	CLK1	2nd Clock Divider Setting. See Table 1.
11	DEV0	1st FSK Frequency-Deviation Setting. See Table 2.
12	DEV1	2nd FSK Frequency-Deviation Setting. See Table 2.
13	DEV2	3rd FSK Frequency-Deviation Setting. See Table 2.
14	XTAL1	1st Crystal Input. f _{RF} = 32 x f _{XTAL} .
15	XTAL2	2nd Crystal Input. f _{RF} = 32 x f _{XTAL} .
16	GND	Ground. Connect to system ground.
_	EP	Exposed Ground Paddle. EP is the power amplifier's ground. It must be connected to PC board through a low-inductance path.

Detailed Description

The MAX1479 is a highly integrated ASK/FSK transmitter operating over the 300MHz to 450MHz frequency band. The device requires only a few external components to complete a transmitter solution. The MAX1479 includes a complete PLL and a highly efficient power amplifier. The device can be set into a 0.2nA low-power shutdown mode.

Shutdown Mode

ENABLE (pin 4) is internally pulled down with a 20µA current source. If it is left unconnected or pulled low, the MAX1479 goes into a low-power shutdown mode. In this mode, the supply current drops to 0.2nA. When ENABLE is high, the device is enabled and is ready for transmission after 200µs (frequency settles to within 50kHz).

The 200µs turn-on time of the MAX1479 is mostly dominated by the crystal oscillator startup time. Once the

oscillator is running, the 300kHz PLL bandwidth allows fast frequency recovery during power-amplifier toggling.

Mode Selection

MODE (pin 2) sets the MAX1479 in either ASK or FSK mode. When MODE is set low, the device operates as an ASK transmitter. If MODE is set high, the device operates as an FSK transmitter. In the ASK mode, the DIN pin controls the output of the power amplifier. A logic low on DIN turns off the PA, and a logic high turns on the PA. In the FSK mode, a logic low on the DIN pin is represented by the low FSK frequency, and a logichigh input is represented by the high FSK frequency. (The ASK carrier frequency and the lower FSK frequency are the same.) The deviation is proportional to the crystal load impedance and pulling capacitance. The maximum frequency deviation is 55 kHz for $f_{\text{RF}} = 315 \text{MHz}$ and 80 kHz for $f_{\text{RF}} = 433 \text{MHz}$.

Clock Output

The MAX1479 has a dedicated digital output pin for the frequency-divided crystal clock signal. This is to be used as the time base for a microprocessor. The frequency-division ratio is programmable through two digital input pins (CLK0, CLK1), and is defined in Table 1. The clock output is designed to drive a 3.5MHz CMOS rail-to-rail signal into a 10pF capacitive load.

Envelope-Shaping Resistor

The envelope-shaping resistor allows for a gentle turn-on/turn-off of the PA in ASK mode. This results in a smaller spectral width of the modulated PA output signal.

Phase-Locked Loop

The PLL block contains a phase detector, charge pump, integrated loop filter, VCO, asynchronous 32x clock divider, and crystal oscillator. The PLL requires no external components. The relationship between the carrier and crystal frequency is given by:

 $f_{XTAL} = f_{RF} / 32$

Crystal Oscillator

The crystal oscillator in the MAX1479 is designed to present a capacitance of approximately 3pF to ground from the XTAL1 and XTAL2 pins in ASK mode. In most cases, this corresponds to a 4.5pF load capacitance applied to the external crystal when typical PC board parasitics are added. In FSK mode, a percentage (defined by bits DEV0 to DEV2) of the 3pF internal crystal oscillator capacitance is removed for a logic 1 on the DIN pin to pull the transmit frequency. The frequency deviation is shown in Table 2. It is very important to use a crystal with a load capacitance that is equal to the capacitance of the MAX1479 crystal oscillator plus PC board parasitics. If very large FSK frequency deviations are desired, use a crystal with a larger motional capacitance and/or reduce PC board parasitic capacitances.

Power Amplifier

The PA of the MAX1479 is a high-efficiency, open-drain, class-C amplifier. With a proper output-matching network, the PA can drive a wide range of impedances, including small-loop PC board trace antennas and any 50Ω antennas. The output-matching network for a 50Ω antenna is shown in the *Typical Application Circuit*. The output-matching network suppresses the carrier harmonics and transforms the antenna impedance to an optimal impedance at PAOUT (pin 8), which is about 250Ω .

When the output-matching network is properly tuned, the power amplifier is highly efficient. The *Typical*

Table 1. Clock Divider Settings

CLK1	CLK0	CLKOUT
0	0	Logic 0
0	1	f _{XTAL} / 4
1	0	f _{XTAL} / 8
1	1	f _{XTAL} / 16

Table 2. Frequency-Deviation Settings

DEV2	DEV1	DEV0	DEVIATION		
0	0	0	1/8 x max		
0	0	1	1/4 x max		
0	1	0 3/8 x max			
0	1	1	1/2 x max		
1	0	0 5/8 x max			
1	0	1	3/4 x max		
1	1	0	7/8 x max		
1	1	1	Max		

Application Circuit delivers +10dBm at a supply voltage of +2.7V, and draws a supply current of 6.7mA for ASK/OOK operation (VDIN at 50% duty cycle) and 10.5mA for FSK operation. Thus, the overall efficiency at 100% duty cycle is 35%. The efficiency of the power amplifier itself is about 50%. An external resistor at ROUT sets the output power.

Applications Information

Output Matching to 50Ω

When matched to a 50Ω system, the MAX1479 PA is capable of delivering more than +10dBm of output power at $V_{DD}=2.7V$. The output of the PA is an opendrain transistor that requires external impedance matching and pullup inductance for proper biasing. The pullup inductance from PAOUT to V_{DD} serves three main purposes: It forms a resonant tank circuit with the capacitance of the PA output, provides biasing for the PA, and becomes a high-frequency choke to reduce the RF energy coupling into V_{DD} . Maximum efficiency is achieved when the PA drives a load of 250Ω . The recommended output-matching network topology is shown in the *Typical Application Circuit*.

Output Matching to PC Board Loop Antenna

In most applications, the MAX1479 power-amplifier output has to be impedance matched to a small-loop antenna. The antenna is usually fabricated out of a copper trace on a PC board in a rectangular, circular, or square pattern. The antenna has an impedance that consists of a lossy component and a radiative component. To achieve high radiating efficiency, the radiative component should be as high as possible, while minimizing the lossy component. In addition, the loop antenna has an inherent loop inductance associated with it (assuming the antenna is terminated to ground). For example, in a typical application, the radiative impedance is less than $0.7\Omega_{\rm h}$, and the inductance is approximately 50nH to 100nH.

The objective of the matching network is to match the power-amplifier output to the impedance of the small-loop antenna. The matching components thus tune out the loop inductance and transform the low radiative and resistive parts of the antenna into the much higher value of the PA output. This gives higher efficiency. The low radiative and lossy components of the small-loop antenna result in a higher Q matching network than the 50Ω network; thus, the harmonics are lower.

Table 3. Component Values for Typical Application Circuit

COMPONENT	VALUE FOR f _{RF} = 433MHz	VALUE FOR f _{RF} = 315MHz
L1	22nH	27nH
L3	18nH	22nH
C1	6.8pF	15pF
C2	10pF	22pF
C3	10nF	10nF
C4	680pF	680pF
C6	6.8pF	15pF
C8	220pF	220pF
C10	10nF	10nF
C11	220pF	220pF
C12	220pF	220pF
C14	100pF	100pF
C15	100pF	100pF

Layout Considerations

A properly designed PC board is an essential part of any RF/microwave circuit. On the power-amplifier output, use controlled-impedance lines and keep them as short as possible to minimize losses and radiation.

Keeping the traces short reduces parasitic inductance. Generally, 1in of PC board trace adds about 20nH of parasitic inductance. Parasitic inductance can have a dramatic effect on the effective inductance. For example, a 0.5in trace connecting a 100nH inductor adds an extra 10nH of inductance, or 10%.


To reduce the parasitic inductance, use wider traces and a solid ground or power plane below the signal traces. Using a solid ground plane can reduce the parasitic inductance from approximately 20nH/in to 7nH/in. Also, use low-inductance connections to ground on all GND pins and place decoupling capacitors close to all VDD connections.

Chip Information

TRANSISTOR COUNT: 2369


PROCESS: CMOS

Typical Application Circuit



Package Information

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)



Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)

PKG		12L 3x3			16L 3x3	
REF.	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.
Α	0.70	0.75	0.80	0.70	0.75	0.80
b	0.20	0.25	0.30	0.20	0.25	0.30
D	2.90	3.00	3.10	2.90	3.00	3.10
E	2.90	3.00	3.10	2.90	3.00	3.10
		0.50 BSC		0.50 BSC.		
L	0.45 0.55 0.65			0.30	0.40	0.50
N		12			16	
ND		3			4	
NE		3			4	
A1	0	0.02	0.05	0	0.02	0.05
A2		0.20 REF			0.20 REF	
k	0.25	-	-	0.25	-	-

EXPOSED PAD VARIATIONS									
PKG. CODES	D2		E2		PIN ID	PIN ID JEDEC	DOWN BONDS		
CODES	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	FINID	JEDEC	ALLOWED
T1233-1	0.95	1.10	1.25	0.95	1.10	1.25	0.35 x 45°	WEED-1	NO
T1233-3	0.95	1.10	1.25	0.95	1.10	1.25	0.35 x 45°	WEED-1	YES
T1633-1	0.95	1.10	1.25	0.95	1.10	1.25	0.35 x 45°	WEED-2	NO
T1633-2	0.95	1.10	1.25	0.95	1.10	1.25	0.35 x 45°	WEED-2	YES
T1633F-3	0.65	0.80	0.95	0,65	0.80	0.95	0.225 x 45°	WEED-2	N/A
T1633-4	0.95	1.1D	1.25	0.95	1.10	1.25	0.35 x 45°	WEED-2	NO

NOTES:

- 1. DIMENSIONING & TOLERANCING CONFORM TO ASME Y14.5M-1994
- 2. ALL DIMENSIONS ARE IN MILLIMETERS. ANGLES ARE IN DEGREES.
- 3. N IS THE TOTAL NUMBER OF TERMINALS.
- THE TERMINAL #1 IDENTIFIER AND TERMINAL NUMBERING CONVENTION SHALL CONFORM TO JESD 95-1 SPP-012. DETAILS OF TERMINAL #1 IDENTIFIER ARE OPTIONAL, BUT MUST BE LOCATED WITHIN THE ZONE INDICATED. THE TERMINAL #1 IDENTIFIER MAY BE EITHER A MOLD OR MARKED FEATURE.
- ⚠ DIMENSION b APPLIES TO METALLIZED TERMINAL AND IS MEASURED BETWEEN 0.20 mm AND 0.25 mm FROM TERMINAL TIP.
- AND AND NE REFER TO THE NUMBER OF TERMINALS ON EACH D AND E SIDE RESPECTIVELY.
- 7. DEPOPULATION IS POSSIBLE IN A SYMMETRICAL FASHION.
- COPLANARITY APPLIES TO THE EXPOSED HEAT SINK SLUG AS WELL AS THE TERMINALS.
- 9. DRAWING CONFORMS TO JEDEC MO220 REVISION C.



Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.